



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/511,877	10/19/2004	Anders Per Holmberg	P15178-US1	4220
27045	7590	11/15/2007		
ERICSSON INC. 6300 LEGACY DRIVE M/S EVR 1-C-11 PLANO, TX 75024			EXAMINER TSAI, SHENG JEN	
			ART UNIT 2186	PAPER NUMBER
			MAIL DATE 11/15/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/511,877

Applicant(s)

HOLMBERG ET AL.

Examiner

Sheng-Jen Tsai

Art Unit

2186

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 August 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,2,4-12,14-18 and 20-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2,4-12,14-18 and 20-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 October 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____.

DETAILED ACTION

1. This Office Action is taken in response to Applicants' Request for Continued Examination (RCE) filed on August 22, 2007 regarding application 10/511,877 filed on October 19, 2004.

2. Claims 1, 15, and 17 have been amended.

Claims 3, 13 and 19 have been cancelled.

Claims 1-2, 4-12, 14-18 and 20-23 are pending in the application under consideration.

3. ***Response to Amendments and Remarks***

Applicants' amendments and remarks have been fully and carefully considered. In response, a new ground of claim analysis based on a newly identified reference (Chatterjee et al., US 5,634,046) has been made. Refer to the corresponding sections of the following claim analysis for details.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-2, 4-5, 7-12, 14, 17-18, 20-21 and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Chatterjee et al. (US 5,634,046, hereinafter referred to as Chatterjee).

It is noted that, in the following claim analysis, those elements recited by the claims are presented in **bold font**.

As to claim 1, Chatterjee discloses **a computer system** [the stack pointer register in a computer ... (abstract)] **comprising:**

a dedicated special-purpose register file [the corresponding dedicated special-purpose register file includes the segment registers comprising CS (38), SS (39), DS (40), ES (41), FS (42) and GS (43), and the status registers comprising EFLAGS and EIP (figure 2, 44 and 45); In a typical computer, the CPU includes both general purpose and special purpose registers. General purpose registers are used for storing operands, or pointers to operands in memory which are used for operations executed on the CPU. Special purpose registers generally store data related to limited purposes, such as for storing data relating to control, exceptions, memory management, and the like (column 1, 42-47)] **separate from other general register files of the computer system** [the corresponding general register file is the General Registers shown in figure 2, comprising EAX (30), EBX (31), ECX (32), EDX (33), EBP (34), ESI (35), EDI (36) and ESP (37); In a typical computer, the CPU includes both general purpose and special purpose registers. General purpose registers are used for storing operands, or pointers to operands in memory which are used for operations executed on the CPU. Special purpose registers generally store data related to limited purposes, such as for storing data relating to control, exceptions, memory management, and the like (column 1, 42-47)] **adapted solely for holding memory address calculation information received from memory** [The instruction pointer

stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt: In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that

Art Unit: 2186

address into the instruction register (column 2, lines 8-21)], **said special-purpose register file having at least one dedicated interface for allowing efficient transfer of memory address calculation information in relation to said special-purpose register file** [figures 1 shows the interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16)];

wherein said at least one dedicated interface includes a dedicated direct path between said special-purpose register file and memory [figures 1 shows a direct path interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16)] **for loading said special-purpose**

access register file from memory [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5,

lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment

register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating

to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to

column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain

Art Unit: 2186

the "return address" upon returning from an interrupt ; In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)];

means for determining a memory address in response to memory address calculation information received from said special-purpose register file, thus enabling a corresponding memory access [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66

Art Unit: 2186

to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt: In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

As to claim 2, Chatterjee teaches that **the computer system according to claim 1, further comprising means for effectuating a memory access based on the determined memory address** [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); it is understood that once the address of the next instruction is obtained, the next instruction will be fetched from the corresponding location/address of the memory

Art Unit: 2186

to continue with the execution of the instruction; The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

As to claim 4, Chatterjee teaches that **the computer system according to claim 1, wherein said at least one dedicated interface comprises a dedicated interface between said special-purpose register file and said means for determining a memory address** [figures 1 shows a direct path interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16); The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current

Art Unit: 2186

data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt].

As to claim 5, Chatterjee teaches that **the computer system according to claim 1, wherein said at least one dedicated interface includes a dedicated data path adapted in width to said memory address calculation information** [In the preferred embodiment of the invention, the application program can allocate either a 16-bit or a 32-bit segment of the memory 14 as the stack segment 26. If the stack segment 26 is allocated as a 16-bit segment, the microprocessor 12 stores only the contents of the lower 16-bit portion (referred to as the SP register) 49 of the stack pointer register 37. When execution is later returned to the application program, only these lower 16-bits are restored. The upper 16-bits of the stack pointer register 37, however, are typically modified when execution is switched to the interrupt handler. Accordingly, when a 16-bit segment of the memory 14 is allocated as the stack segment 26, the application program should make use of only the lower 16-bit portion

Art Unit: 2186

49 of the stack pointer register 37 for storing data to avoid loss of the stored data. To allow use of the full 32-bits of the stack pointer register 37, the application program can allocate a 32-bit segment as the stack segment 26, such as by loading a segment selector for a 32-bit segment into the stack segment register 39 (column 7, lines 30-48)].

As to claim 7, Chatterjee teaches that **the computer system according to claim 1, wherein said means for determining a memory address comprises at least one functional processor unit** [the microprocessor, figure 1, 12; The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off

from the stack, and loading that address into the instruction register (column 2, lines 8-21)).

As to claim 8, Chatterjee teaches that **the computer system according to claim 7, wherein a forwarding data path is arranged from an output bus associated with said at least one functional processor unit to an input bus associated with said at least one functional processor unit** [as shown in figure 1, note that the bus is bidirectional as indicated by the arrows at the both ends].

As to claim 9, Chatterjee teaches that **the computer system according to claim 1, wherein said means for determining a memory address is operable for executing special-purpose instructions in order to determine said memory address** [The Intel microprocessors respond to an instruction set which includes two stack operations, generally known as push and pop. The push operation stores additional data in a sequential order onto the stack, while the pop operation removes data from the stack in last-in-first-out ("LIFO") order (column 2, lines 2-7); The microprocessor inserts data into the stack segment with "push" operations. Push operations insert data into the stack segment 26 in a descending sequential order starting at its highest address. The microprocessor removes data from the stack segment 26 in LIFO order using "pop" operations. A set of locations in the stack segment currently containing data is referred to as a "stack" 52 (column 5, lines 29-35); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being

executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

As to claim 10, Chatterjee teaches that **the computer system according to claim 1, further comprising means for executing special-purpose load instructions in order to load said memory address calculation information from said memory to said special-purpose register file** [the corresponding special-purpose load instruction is the "pop" instruction; The Intel microprocessors respond to an instruction set which includes two stack operations, generally known as push and pop. The push operation stores additional data in a sequential order onto the stack, while the pop operation removes data from the stack in last-in-first-out ("LIFO") order (column 2, lines 2-7); The microprocessor inserts data into the stack segment with "push" operations. Push operations insert data into the stack segment 26 in a descending sequential order starting at its highest address. The microprocessor removes data from the stack segment 26 in LIFO order using "pop" operations. A set of locations in the stack segment currently containing data is referred to as a "stack" 52 (column 5, lines 29-35); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt

occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

As to claim 11, Chatterjee teaches that **the computer system according to claim 10, wherein said means for executing special-purpose load instructions comprises at least one functional processor unit** [The Intel microprocessors respond to an instruction set which includes two stack operations, generally known as push and pop. The push operation stores additional data in a sequential order onto the stack, while the pop operation removes data from the stack in last-in-first-out ("LIFO") order (column 2, lines 2-7); The microprocessor inserts data into the stack segment with "push" operations. Push operations insert data into the stack segment 26 in a descending sequential order starting at its highest address. The microprocessor removes data from the stack segment 26 in LIFO order using "pop" operations. A set of locations in the stack segment currently containing data is referred to as a "stack" 52 (column 5, lines 29-35); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the

instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

As to claim 12, Chatterjee teaches that **the computer system according to claim 11, wherein a forwarding data path is arranged from said memory to an input wherein said memory address calculation information is in the form of implicit memory access information** [figure 1 shows the data path between the microprocessor (12) and the memory (14); The Intel microprocessors respond to an instruction set which includes two stack operations, generally known as push and pop. The push operation stores additional data in a sequential order onto the stack, while the pop operation removes data from the stack in last-in-first-out ("LIFO") order (column 2, lines 2-7); Note that both "push" and "pop" instructions are in the form of implicitly memory access information because the syntax of "push" and "pop" instructions do not explicitly specify any memory address information].

As to claim 14, Chatterjee teaches that **the computer system according to claim 23, wherein said implicit memory access information includes memory address translation information** [The Intel microprocessors respond to an instruction set which includes two stack operations, generally known as push and pop. The push

operation stores additional data in a sequential order onto the stack, while the pop operation removes data from the stack in last-in-first-out ("LIFO") order (column 2, lines 2-7); Note that both "push" and "pop" instructions are in the form of implicitly memory access information because the syntax of "push" and "pop" instructions do not explicitly specify any memory address information].

As to claim 17, Chatterjee discloses **a method of handling memory address calculation information** [the stack pointer register in a computer ... (abstract)], **said method comprising the steps of:**

Holding memory address calculation information received from memory [figure 1 shows that a plurality of "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) are stored in the main memory (figure 1, 14); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21); The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next

instruction in the current code segment of the main memory 14 (column 5, lines 16-20)], **in a dedicated special-purpose register file** [the corresponding dedicated special-purpose register file includes the segment registers comprising CS (38), SS (39), DS (40), ES (41), FS (42) and GS (43), and the status registers comprising EFLAGS and EIP (figure 2, 44 and 45); In a typical computer, the CPU includes both general purpose and special purpose registers. General purpose registers are used for storing operands, or pointers to operands in memory which are used for operations executed on the CPU. Special purpose registers generally store data related to limited purposes, such as for storing data relating to control, exceptions, memory management, and the like (column 1, 42-47)], **the special-purpose register file being separate from other general register files of the computer system** [the corresponding general register file is the General Registers shown in figure 2, comprising EAX (30), EBX (31), ECX (32), EDX (33), EBP (34), ESI (35), EDI (36) and ESP (37); In a typical computer, the CPU includes both general purpose and special purpose registers. General purpose registers are used for storing operands, or pointers to operands in memory which are used for operations executed on the CPU. Special purpose registers generally store data related to limited purposes, such as for storing data relating to control, exceptions, memory management, and the like (column 1, 42-47))] **and adapted solely for holding memory address calculation information received from memory** [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5,

Art Unit: 2186

lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt: In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)],

Transferring memory address calculation information in relation to said special-purpose register file via at least one dedicated interface with said special-purpose register file [figures 1 shows the interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16)];
wherein said at least one dedicated interface includes a dedicated direct path between said special-purpose register file and memory [figures 1 shows a direct path interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16)] **for loading said special-purpose access register file from memory** [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt ; In the Intel microprocessors, the

Art Unit: 2186

stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)];

determining a memory address in response to memory address calculation information received from said special-purpose register file, thus enabling a corresponding memory access [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding

“stack segment” sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the “return address” upon returning from an interrupt. In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

As to claim 18, Chatterjee teaches that **the method according to claim 17, further comprising means for effectuating a memory access based on the determined memory address** [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); it is understood that once the address of the next instruction is obtained, the next instruction will be fetched from the corresponding location/address of the memory to continue with the execution of the instruction; The microprocessor 12 also retrieves

data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)).

As to claim 20, Chatterjee teaches that **the method according to claim 17, wherein said at least one dedicated interface comprises a dedicated interface between said special-purpose register file and said means for determining a memory address** [figures 1 shows a direct path interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16); The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return

address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt].

As to claim 21, Chatterjee teaches that **the method according to claim 17, wherein said at least one dedicated interface includes a dedicated data path adapted in width to said memory address calculation information** [In the preferred embodiment of the invention, the application program can allocate either a 16-bit or a 32-bit segment of the memory 14 as the stack segment 26. If the stack segment 26 is allocated as a 16-bit segment, the microprocessor 12 stores only the contents of the lower 16-bit portion (referred to as the SP register) 49 of the stack pointer register 37. When execution is later returned to the application program, only these lower 16-bits are restored. The upper 16-bits of the stack pointer register 37, however, are typically modified when execution is switched to the interrupt handler. Accordingly, when a 16-bit segment of the memory 14 is allocated as the stack segment 26, the application program should make use of only the lower 16-bit portion 49 of the stack pointer register 37 for storing data to avoid loss of the stored data. To allow use of the full 32-

bits of the stack pointer register 37, the application program can allocate a 32-bit segment as the stack segment 26, such as by loading a segment selector for a 32-bit segment into the stack segment register 39 (column 7, lines 30-48)].

As to claim 23, Chatterjee teaches that **the computer system according to claim 11, wherein said memory address calculation information is in the form of implicit memory access information** [figure 1 shows the data path between the microprocessor (12) and the memory (14); The Intel microprocessors respond to an instruction set which includes two stack operations, generally known as push and pop. The push operation stores additional data in a sequential order onto the stack, while the pop operation removes data from the stack in last-in-first-out ("LIFO") order (column 2, lines 2-7); Note that both "push" and "pop" instructions are in the form of implicitly memory access information because the syntax of "push" and "pop" instructions do not explicitly specify any memory address information].

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 6, 15-16 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chatterjee et al. (US 5,634,046, hereinafter referred to as Chatterjee), and in view of Aikawa et al. (US 5,371,865, hereinafter referred to as Aikawa).

Regarding claim 6, Chatterjee teaches that typical computers may also have an intermediate or cache memory which provides a quicker average access time to data stored in main memory [column 1, lines 20-22], but does not explicitly teaching using a dedicated cache adapted for memory address calculation information.

However, Aikawa discloses **a computer system** [Computer with Main Memory and Cache memory for Employing Array Data Pre-Load operation Utilizing base-Address and Offset operand (title); figures 4A and 4B] **comprising:**
a special-purpose register file [the Register File, figure 4B, 53] **adapted for holding memory address calculation information received from memory** ["\$25" and "\$4") are supplied to register file 53 through line 55. The base address stored in register "\$4" is read from register file 53 (column 7, lines 1-3)], **said special-purpose register file having at least one dedicated interface for allowing efficient transfer of memory address calculation information in relation to said special-purpose register file** [figure 4B shows a dedicated interface (50) between the data memory (32) and the register file (53)];
means for determining a memory address in response to memory address calculation information received from said special-purpose register file, thus enabling a corresponding memory access [The corresponding means is the ALU (figure 4B, 57); At the same time, ALU 57 adds the base address, which is received through line 59, to offset "64" which is received through selector 58. Then ALU 57 stores the addition result, which is a new base address, in register "\$3" of register file 53 through line 60 (column 7, lines 13-17)].

Specifically, Aikawa teaches that **said memory comprises a dedicated cache adapted for said memory address calculation information** [A computer having a main memory for storing a plurality of data, a cache memory for temporarily storing a portion of the plurality of data, a processor for accessing data stored in the cache memory and processing the data according to instructions. The processor has an access instruction combined with a preload instruction, and an access instruction only for accessing data, and includes indicator circuitry for indicating a preload condition to the cache memory when the processor accesses data from the cache memory according to the access instruction combined with the preload instruction. The cache memory preloads data to be accessed next by the processor from the main memory when the processor indicates the preload condition (abstract)].

It is well known in the art that using a cache memory reduces memory access latency and increases the throughput, as Chatterjee teaches that typical computers may also have an intermediate or cache memory which provides a quicker average access time to data stored in main memory [column 1, lines 20-22].

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicants' invention to use a cache memory adapted for memory address calculation information, as alluded by Chatterje and explicitly demonstrated by Aikawa, and to incorporate it into the existing apparatus disclosed by Chatterjee, to reduce memory access latency and to increase the throughput.

As to claim 15, Chatterjee discloses **a computer system** [the stack pointer register in a computer ... (abstract)] **comprising:**

Art Unit: 2186

A dedicated cache adapted for holding memory access information [figure 1 shows a main memory (14) having "stack" segments (21 and 26) holding "return address," or address for the next instruction; the dedicated cache aspect is taught by Aikawa, see below];

a dedicated special-purpose register file [the corresponding dedicated special-purpose register file includes the segment registers comprising CS (38), SS (39), DS (40), ES (41), FS (42) and GS (43), and the status registers comprising EFLAGS and EIP (figure 2, 44 and 45); In a typical computer, the CPU includes both general purpose and special purpose registers. General purpose registers are used for storing operands, or pointers to operands in memory which are used for operations executed on the CPU. Special purpose registers generally store data related to limited purposes, such as for storing data relating to control, exceptions, memory management, and the like (column 1, 42-47)] **separate from other general register files of the computer system** [the corresponding general register file is the General Registers shown in figure 2, comprising EAX (30), EBX (31), ECX (32), EDX (33), EBP (34), ESI (35), EDI (36) and ESP (37); In a typical computer, the CPU includes both general purpose and special purpose registers. General purpose registers are used for storing operands, or pointers to operands in memory which are used for operations executed on the CPU. Special purpose registers generally store data related to limited purposes, such as for storing data relating to control, exceptions, memory management, and the like (column 1, 42-47)] **and adapted solely for holding memory address calculation information received from said dedicated cache**

over a first dedicated interface [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt: In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off

from the stack, and loading that address into the instruction register (column 2, lines 8-21); figures 1 shows the interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16)];

wherein said first dedicated interface includes a dedicated direct path between said special-purpose register file and the dedicated cache [figures 1 shows a direct path interface between the register set (figure 1, 18 and figure 2, 18) and the main memory (figure 1, 14) via a bus (figure 1, 16)] **for loading said special-purpose access register file from the dedicated cache** [The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt ; In the Intel microprocessors, the stack is used to store a return address when switching execution between programs,

Art Unit: 2186

such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)];

means for determining a memory address in response to memory access information received from said special-purpose register file over a second dedicated interface, and means for effectuating a corresponding memory access based on the determined memory address [the corresponding second dedicated interface is the internal interface between the microprocessor and the segment registers (figure 2, 38~43) and the status registers (figure 2, 44-45), because the microprocessor has to "write to" and "read from" these special-purpose registers to obtain the address of the next instruction; The instruction pointer stored in the EIP register 45 is combined with a segment selector in the CS register 38 to obtain an address of the next instruction in the current code segment of the main memory 14 (column 5, lines 16-20); In transferring execution to the interrupt handler, the microprocessor 12 stores the current data from the instruction pointer register 45 and code segment register 38 (which constitute a "return address" for the program), as well

Art Unit: 2186

as the flags register 44, with push operations. The microprocessor 12 also retrieves data relating to a starting address of the interrupt handler's first instruction for loading into the instruction pointer register 45 and code segment register 38 (column 5, line 66 to column 6, line 7); note that the contents of the special-purpose registers are stored in the corresponding "stack segment" sections (figure 1, 20, 21 and 26; column 4, lines 18-32) of the main memory (figure 1, 14), and these information are retrieved from the main memory and loaded into the corresponding special-purpose registers to obtain the "return address" upon returning from an interrupt: In the Intel microprocessors, the stack is used to store a return address when switching execution between programs, such as when an interrupt occurs. Specifically, when the microprocessor receives an interrupt, the address of the instruction currently being executed is pushed onto the stack. The starting address of an interrupt handler (a program for servicing an interrupt) is then loaded into the instruction register from a predetermined location in main memory, and the microprocessor begins executing the interrupt handler. After completing execution of the interrupt handler, the microprocessor returns to the previously executing program by popping the address of the instruction where program execution left off from the stack, and loading that address into the instruction register (column 2, lines 8-21)].

Regarding claim 15, Chatterjee teaches that typical computers may also have an intermediate or cache memory which provides a quicker average access time to data stored in main memory [column 1, lines 20-22], but does not explicitly teaching using a dedicated cache adapted for memory address calculation information.

However, Aikawa discloses **a computer system** [Computer with Main Memory and Cache memory for Employing Array Data Pre-Load operation Utilizing base-Address and Offset operand (title); figures 4A and 4B] **comprising:**

a special-purpose register file [the Register File, figure 4B, 53] **adapted for holding memory address calculation information received from memory** ["\$25" and "\$4") are supplied to register file 53 through line 55. The base address stored in register "\$4" is read from register file 53 (column 7, lines 1-3)], **said special-purpose register file having at least one dedicated interface for allowing efficient transfer of memory address calculation information in relation to said special-purpose register file** [figure 4B shows a dedicated interface (50) between the data memory (32) and the register file (53)];

means for determining a memory address in response to memory address calculation information received from said special-purpose register file, thus enabling a corresponding memory access [The corresponding means is the ALU (figure 4B, 57); At the same time, ALU 57 adds the base address, which is received through line 59, to offset "64" which is received through selector 58. Then ALU 57 stores the addition result, which is a new base address, in register "\$3" of register file 53 through line 60 (column 7, lines 13-17)].

Specifically, Aikawa teaches that **said memory comprises a dedicated cache adapted for said memory address calculation information** [A computer having a main memory for storing a plurality of data, a cache memory for temporarily storing a portion of the plurality of data, a processor for accessing data stored in the cache

memory and processing the data according to instructions. The processor has an access instruction combined with a preload instruction, and an access instruction only for accessing data, and includes indicator circuitry for indicating a preload condition to the cache memory when the processor accesses data from the cache memory according to the access instruction combined with the preload instruction. The cache memory preloads data to be accessed next by the processor from the main memory when the processor indicates the preload condition (abstract)].

It is well known in the art that using a cache memory reduces memory access latency and increases the throughput, as Chatterjee teaches that typical computers may also have an intermediate or cache memory which provides a quicker average access time to data stored in main memory [column 1, lines 20-22].

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicants' invention to use a cache memory adapted for memory address calculation information, as alluded by Chatterje and explicitly demonstrated by Aikawa, and to incorporate it into the existing apparatus disclosed by Chatterjee, to reduce memory access latency and to increase the throughput.

As to claim 16, Chatterjee in view of Aikawa teaches that **the computer system according to claim 15, wherein said first and second dedicated interfaces are adapted in width to said memory address calculation information** [Chatterjee: In the preferred embodiment of the invention, the application program can allocate either a 16-bit or a 32-bit segment of the memory 14 as the stack segment 26. If the stack segment 26 is allocated as a 16-bit segment, the microprocessor 12 stores only the

contents of the lower 16-bit portion (referred to as the SP register) 49 of the stack pointer register 37. When execution is later returned to the application program, only these lower 16-bits are restored. The upper 16-bits of the stack pointer register 37, however, are typically modified when execution is switched to the interrupt handler. Accordingly, when a 16-bit segment of the memory 14 is allocated as the stack segment 26, the application program should make use of only the lower 16-bit portion 49 of the stack pointer register 37 for storing data to avoid loss of the stored data. To allow use of the full 32-bits of the stack pointer register 37, the application program can allocate a 32-bit segment as the stack segment 26, such as by loading a segment selector for a 32-bit segment into the stack segment register 39 (column 7, lines 30-48)].

As to claim 22, Chatterjee in view of Aikawa teaches **the method according to claim 17, further comprising the step of utilizing a dedicated cache adapted for said memory address calculation information** [Aikawa: A computer having a main memory for storing a plurality of data, a cache memory for temporarily storing a portion of the plurality of data, a processor for accessing data stored in the cache memory and processing the data according to instructions. The processor has an access instruction combined with a preload instruction, and an access instruction only for accessing data, and includes indicator circuitry for indicating a preload condition to the cache memory when the processor accesses data from the cache memory according to the access instruction combined with the preload instruction. The cache memory preloads data to be accessed next by the processor from the main memory when the processor indicates the preload condition (abstract)].

8.

The following list of prior art is considered to be pertinent to applicant's invention, but not relied upon for claim analysis in this Office Action.

- Koino, (US 5,491,826), "Microprocessor Having Register Bank and Using a General Purpose Register as a Stack Pointer."
- Cohen et al., (US 5,115,506), "Method and Apparatus for Preventing Recursion Jeopardy."
- Shibasaki et al., (US 4,334,269), "Data Processing System Having an Integrated Stack and Register Machine Architecture."
- Morris et al., (US 6,631,460), "Advanced Load Address Table Entry Invalidation Based on Register Address Wraparound."
- Baror et al., (US 4,926,323), "Streamlined Instruction processor."
- Henry et al., (US 6,862,670), "Tagged Address Stack and Microprocessor Using Same."

Conclusion

9. Claims 1-2, 4-12, 14-18 and 20-23 are rejected as explained above.
10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2186

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai
Examiner
Art Unit 2186

October 30, 2007

Sheng-Jen Tsai